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1. Introduction 
Contemporary micro-electronics fabrication technology downsizes electronic circuits to the 
nanometer scale. In nanometer-scale electronic circuits, physical quantities are quantized 
and device behaviour is discontinuous. The following three physical phenomena are 
examples of the quantization and the discontinuity: 
Single-electron tunnelling (Grabert & Devoret, 1992): Figure 1(a) shows a physical system 
consisting of two electrodes and an island. They are capacitively coupled. Suppose that the 
left gap of the island is so narrow that electrons can tunnel. When voltage Vg is applied to 
the right electrode and the left electrode is grounded, electrons tunnelled from the left 
electrode accumulate on the island. The equivalent circuit of the physical system is shown in 
Fig. 1(b). The two coupling capacitances are denoted by Ct and Cg.  Suppose further that 
capacitances Ct and Cg are small enough to satisfy 
e2
C t Cg  kBT , 
 
(1) 
where e, kB, and T denote elementary charge, Boltzmann constant, and temperature. The 
above inequality means that a small number of excess electrons can remain on the island 
withstanding collision with phonons. Then the negative charge on the island cannot be 
regarded as continuous any more. As voltage Vg increases, the number n of electrons on the 
island increases. However, small increase of Vg do not necessarily increase n because of 
repulsive force between electrons, which is called Coulomb blockade. Figure 1(c) shows the 
relation between Vg and n. The figure implies that only a single-electron tunnels at a 
moment. 
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 Fig. 1. Coulomb blockade and single-electron tunneling 
 
Single-flux quantum (Tinkham, 1975): Figure 2(a) shows a superconductive ring in 
magnetic field H. The ring is cooled under its critical temperature. Magnetic flux also exists 
in the air surrounded by the ring because of diamagnetic current in the ring. Even after 
magnetic field H is switched off, the ring holds magnetic flux Á as shown in Fig 2(b). The 
wave function of electrons distributes so that it satisfies a periodic boundary condition of 
the ring. The condition quantizes the flux . Figure 2(c) shows the relation between magnetic 
field H and magnetic flux . In the figure, Á 0 =h/e, h: Planck constant. This quantization can 
be seen even if the ring is macroscopic in scale. 
Point contact (van Wees et al., 1988): A heterojunction between GaAs-AlAs and GaAs layers 
makes a two-dimensional electron system as shown in Fig. 3(a). Two electrodes with a y-
directional gap narrower than mean free path of electrons are made on the surface. When 
negative voltage Vg is applied to the electrodes, no electron exists under the electrodes and 
the two-dimensional system is divided into two parts. The gap between the electrodes 
makes a narrow path of electrons between the two parts. The path is called a point contact. 
In the contact, wave function of electrons distributes nonuniformly as shown in Fig. 3(b). 
Then the y-directional kinetic energy of electrons is quantized. This quantization also leads 
to the quantization of the x-directional conductance G of the electron system. The 
conductance varies depending on electrode voltage Vg but it takes quantized values as 
shown in Fig. 3(c). 
Like these phenomena, both passive and active nanometer scale devices behave 
discontinuously and signals are no more continuous in nanometer-scale circuits. In near-
future nano-electronics era, although analog signal processing (ASP) based on quantum 
wave interference (Sols et al., 1989) will find a niche for itself, present type of ASP is 
considered to be destined to decay. 
Nanoelectronic devices are seriously vulnerable to electronic magnetic interferences, 
atmospheric neutrons, and varying environmental conditions such as temperature. In 
Nyquist-rate multi-bit digital signal processing (DSP) circuits built of nanoelectronic 
devices, large surge noise is caused in internal signals and in outputs when the device errors 
lead to the reversal of the sign-bits or significant bits of the signals. Irregularly structured 
nanoelectronic circuits are difficult to construct because special technology for nanoscale 
fabrication such as self-organization of quantum dots cannot be used. Long routing lines 
among nanoelectronic devices badly affect device behavior because of parasitic components 
of the lines. Regularly arranged and locally connected cellular array structure is required to 
 
the architecture of nanoelectronic signal processing circuits. Conventional circuit techniques 
for Nyquist-rate multi-bit DSP do not always satisfy the requirements. 
 
 Fig. 2. Quantization of magnetic flux 
 
 Fig. 3. Quantization of conductance 
 
Pulsed signal processing (PSP) has the potential to grow up to be the new nanoelectronic 
signal processing. Its signal form is a stream of positive and negative pulses whose average 
represents signal level, as shown in Fig. 4. As later sections of this chapter will show, PSP 
will be developed to be an ASP-like signal processing and inherit the properties of ASP. It 
also will be seen in the later sections that the PSP scheme will solve the above-mentioned 
problems of Nyquist-rate multi-bit DSP.  
Several types of PSP schemes have been proposed in various areas such as communications 
and controls. Stochastic computing (Gaines, 1969), (Hori et al., 2006) is one of the PSP 
schemes. Bernoulli sequences used in stochastic computing have uniformly distributed 
frequency spectra of quantization errors. Pulsed signals with large quantization spacing 
contain large power of quantization errors. Therefore, the quantization error spectra of 
Bernoulli sequences are high in signal band. Thus the sequences are not high quality pulse 
streams. Sigma-delta domain signal processing (SDSP) (Fujisaka et al., 2002), (Fujisaka et al., 
2003) is another PSP scheme. Its signal form is sigma-delta (SD) modulated signals (Candy 
& Temes, 1992) whose quantization error components are small in signal band. Then, 
compared with stochastic computing, SDSP is a high quality signal processing.  
This chapter is devoted to the principles and the design of SDSP circuits with single-electron 
tunneling (SET) devices (Grabert & Devoret, 1992). The rest of this chapter is organized as 
follows: In section 2, a basic SD modulation circuit and the characteristics of SD modulated 
signals are presented. Section 3 describes the concept, architecture and distinctive features of 
SDSP. In section 4, logic circuits built of SET devices are presented. In section 5, arithmetic 
and piecewise linear circuit modules for SDSP are built of the logic gates introduced in 
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section 4. In section 6, linear and nonlinear filters are constructed by using the circuit 
modules as examples of nanoelectronic SDSP circuits.  
 
 Fig. 4. A pulsed signal and its local time average 
 
2. Sigma-Delta Modulation 
Sigma-delta modulation (Candy & Temes, 1992) is applied to analog-to-digital and digital-to 
analog conversions. Figure 5(a) shows first-order SD modulators. The two modulators are 
equivalent. Although the lower diagram shows the popular structure of the SD modulator, 
we will use the upper diagram to illustrate the modulation. The block Q in the SD 
modulator performs one or a few-bit quantization. In this article SD modulated signals are 
limited to bit-streams of one-bit pulses with height /2, that is y(n)  {+/2, -/2}, : 
quantization spacing. 
 
 Fig. 5. Sigma-delta modulator and its noise characteristics 
 
The bit-rate fSD of the streams is higher than Nyquist-rate fN. The ratio fSD/ fN is referred as 
oversampling ratio (OSR). Let quantization error be defined with the variables in Fig. 5 as 
 
e(n)  y(n) u(n). (2) 
The probability distribution of the error is assumed to be uniform as Fig. 5(b) shows. Then 
the variance of the error, that is its power, is given by 
 
erms2  e(n)2  
2
12 . 
 
(3) 
The first-order SD modulated signal y(n) contains the error in the following difference form: 
 
y(n)  x(n 1)  e(n) e(n 1) . (4) 
The difference of the error e(n)-e(n-1) is called first-order SD modulation noise. Assume 
further that the quantization error e(n) is white noise. Then the spectral density E(f) of the 
SD modulation noise  is given by 
 
E( f )  erms
1 exp( j2f / fSD )
fSD /2
  23 fSD sin(f / fSD ), j
2  1.  (5) 
Figure 5(c) shows the spectral density of the SD modulation noise. The spectrum is low in 
low frequency band in which signal components locate. Thus SD modulation signals with 
high OSR are high quality. Conversion of original white noise e(n) to its difference e(n)-e(n-1) 
is called noise shaping.  
 
Sigma-delta modulators built of nanoelectronic devices have been developed (Yokoyama et 
al., 2001), (Chibashi et al., 2004). A circuit shown in Fig. 6 is a first-order SD modulator 
proposed in (Chibashi et al., 2004). It is a continuous-time correspondence to the lower SD 
modulator in Fig. 5(a). It employs resonant-tunneling diodes (RTD). By exploiting the 
negative resistance of RTDs, a monostable-bistable transition logic element (MOBILE) 
(Maezawa, 1994) is composed with a pair of RTDs. A D-type flip flop is built of a MOBILE 
and an FET transistor. The components of the modulator circuit work in the following way: 
Transistors Tr1 and Tr2 convert the voltage difference between input Vin and Vout to a 
current. Capacitance C integrates the current. A D-type flip flop consisting of a MOBILE and 
transistor Tr3 operates as a quantizer with a unit-delay element. Then, we find that the 
circuit operates as a SD modulator.  
 
 Fig. 6. A first-order sigma-delta modulator using resonant-tunneling diodes 
 
3. Sigma-Delta Domain Signal Processing 
As mentioned in section 1, SDSP (Fujisaka et al., 2002), (Fujisaka et al., 2003), (Katao et al., 
2007), (Hayashi et al., 2007) is a PSP scheme employing SD modulated signal forms. Figure 7 
shows the architecture of Nyquist-rate multi-bit DSP and SDSP systems. In Nyquist-rate 
multi-bit DSP circuits built of nanoelectronic devices, large surge noise is caused in internal 
signals and in outputs when transient device errors lead to the reversal of the sign-bits or 
significant bits of the signals. On the other hand, a few bits of errors in a SD modulated bit-
stream slightly decrease its signal quality but do not cause large surge because the signal 
level is represented by the average of the bit-stream in a time window. Even one transient 
device error in the sequence controller of Nyquist-rate multi-bit DSP systems causes chain-
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reaction errors and leads the systems to failure. In SDSP systems, all the circuit modules are 
driven by a clock synchronized to the SD modulated bit streams. The modules complete 
their tasks within each one period of the clock. Thus, unlike conventional processors, SDSP 
processors need no operation sequence controller. Therefore, SDSP systems never go out of 
control by transient device errors. The pulsed signal form and the controller-less 
architecture equip SDSP systems with fault tolerance of transient device errors. 
 
 Fig. 7. The architecture of signal processors 
 
Stochastic computing (Gaines, 1969), (Hori et al., 2006) mentioned briefly in section 1 uses 
binary Bernoulli sequences x(n)  {+/2, -/2} as signals. The advantage of stochastic 
computing is the simplicity of processing circuits. The signal level is represented by  
x(n)  Prob(x(n)   2 ) Prob(x(n)  

2 )



2 . 
 
(6) 
Figure 8(a) shows the probability distribution of the quantization error eSC(n) defined by  
eSC (n)  x(n) x(n) . (7) 
Then the power of error eSC(n) is given by 
eSC,rms2  eSC (n)2  
2
6 . 
 
(8) 
Because signal x(n) is a Bernoulli sequence, error eSC(n)  is considered as white noise. Then, 
the spectral density ESC(f) of eSC(n) is given by 
 
ESC ( f )  eSC,rms 1fSC /2
  13 fSC , 
 
(9) 
 
where f SC is the bit rate of the signal x(n). Figure 8 compares spectral density between error 
eSC(n) in stochastic computing and SD modulation noise eSD(n)  in SDSP. As signal 
components locate in low frequency band, SD modulated signals have higher quality than 
Bernoulli sequences. Figure 9 shows the power of the components of eSC(n) and eSD(n) 
located in signal band [0, fN]. The power decreases by -3dB and -9dB when OSR is doubled 
in stochastic computing and SDSP respectively. The figure implies that SDSP can perform 
higher quality signal processing at lower speed than stochastic computing.  
 
 Fig. 8. Error characteristics of signals in stochastic computing and SDSP 
 
 Fig. 9. The quality of signals in stochastic computing and SDSP 
 
4. Logic Circuits based on Single-Electron Tunnelling 
Coulomb blockade and single-electron tunneling phenomena mentioned in section 1 make it 
possible to confine excess n (: integer) electrons in a nanoscale island. Logic gates exploiting 
the phenomena are introduced in this section. In most of the logic gates, the number of 
excess electrons in every island of the logic gates is n  {0, 1} or {0, -1}.  
 
4.1 Linear Threshold Gates 
Consider a linear threshold gate (LTG) (Lewis & Coates, 1967) expressed by 

y  sgn( f (X )) 1, if f (X )  0,-1, if f (X )  0,

f (X )   i x ii1
N  , X  x1, x2 , , xN .
 
 
 
 
(10) 
The LTG is constructed of SET devices as shown in Fig. 10(a) (Lageweg et al., 2001). The 
circuit possessing two islands P- and P+ takes the following two states.  
State 1: Islands P- and P+ respectively hold one excess hole and one excess electron.  
State 0: Both islands P- and P+ hold no excess charge.  
When the circuit is in state 1/0, the output level is high/low. In state 0, voltage Vj across the 
tunneling junction between P- and P+ is given by 
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V j  wi,v in,i,i1
N  w i,vin,i, wbi1N Vb ,
wi, CC i, /C r2 , wi, CC i, /C r2 , wb CCb /C r2 ,
C Cb  C i,i1
N , C Co  C i,i1N , C r2 CC j CC C jC .
 
 
 
 
(11) 
The circuit gets into state 1 when Vj is greater than critical voltage Vc given by  
Vc (C C )e /2C r2 .  (12) 
Then it is found that the circuit behaves as LTG described by Eq. (10).  
The LTG circuits work as Boolean logic gates. A circuit shown in Fig. 10(b) operates as AND 
or OR gate when its threshold level is set at a high or a low level. A circuit shown in Fig. 
10(c) operates as NOR or NAND gate depending on its threshold level. Circuit parameters 
to make the LTGs operate as various Boolean logic gates are shown in Tab. 1.  
 
4.2 Logic Circuits based on Binary Decision Diagram 
A binary decision diagram (BDD) is a directed graph representing a Boolean logic function 
(Miller et al., 2006). Examples of BDD expression are shown in Fig. 11. All the paths from the 
top of the graph to terminal-1/0 assign values of variables x1, x2, , xN that make Boolean 
function true/false.  
Logic circuits based on BDD can also be constructed by using SET devices (Asai et al., 1997). 
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where Cj is the capacitance of the tunneling junctions, Cg is the gate capacitance, and Vg1 
and Vg2 are the gate voltages. Figure 12(b) shows the region in which energy E(n1, n2) 
becomes low and the two islands can stably hold (n1, n2)  electrons in (Vg1, Vg2)-plane. By 
changing (Vg1, Vg2) along the circle in Fig. 12(b), a single-electron moves from the left to the 
right terminal. The node cells in BDD-based logic circuits are built by applying the single-
electron pumps, as shown in Fig. 13. A clocked logic circuit which functions as f(x1, x2, x3, x4) 
= x1 x2 + x3 x4 is constructed by connecting the node cells as shown in Fig. 14.  
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 Fig. 12. Single-electron pump 
 
 Fig. 13. Single-electron node cell of BDD-based logic circuits (Asai et al., 1997) 
 
 Fig. 14. A BDD-based clocked logic circuit (Asai et al., 1997) 
 
 
4.3 Delay Elements 
Delay elements are built by applying the single-electron pumps. Figure 15 shows a unit 
delay driven by a four-phase clock set. The delay element consists of seven tunneling 
junctions (Keller et al., 1996). Connecting additional 4(K-1) junctions to the unit delay 
changes its delay time to K(: integer).  
 
4.4 Pseudo-CMOS Inverter Buffer 
Figure 16(a) shows what is called a single-electron transistor and its gate voltage Vg versus 
drain-to-source current IDS characteristic. The current peaks locate between the regions of 
gate voltage in which the island of the transistor holds integer number of excess electrons 
stably. The periodic characteristic is called Coulomb oscillation. Figure 16(b) shows a multi-
gate single-electron transistor. When Cg1 = Cg2 = Cg and Cg2Vg2 = e/2, its Vg1 versus IDS 
characteristic shifts by e/2Cg horizontally. Figure 16(c) shows an inverter (Tucker, 1992) 
consisting of the two two-gate single-electron transistors. Gate bias voltages Vp and Vn are 
determined so that current IDS passes through the upper and the lower transistors at zero 
and high levels of input voltage respectively. The inverter is used as a buffer since its 
voltage gain |dVout/dVin| can be greater than 1.0.  
 
 Fig. 15. A unit delay driven by a four-phase clock set 
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 Fig. 16. A puseudo-CMOS inverter buffer 
 
5. SET Circuit Modules for SDSP 
In this section we will build arithmetic and piecewise linear (PWL) circuit modules  
(Fujisaka et al., 2002), (Katao et al., 2007), (Fujisaka et al., 2003), (Hayashi et al., 2007) for 
nanoelectronic SDSP using SET devices. The circuit modules operate on SD modulated 
signals and shape quantization error into the form of SD modulation noise.  
 
5.1 Arithmetic Circuits 
 
5.1.1 Adder 
Figure 17 shows digital SD modulators converting 3-level signals represented by equally 
weighted two bits x(n), and y(n) into a SD modulated one-bit stream z1/2(n). The two digital 
SD modulators are respectively described by 
 
 Fig. 17. Two SD modulators with equally weighted two-bit input 
 
 
u1(n)  12 x(n)  y(n)  e1(n 1),
z1(n) Q(u1(n)),
e1(n)  z1(n) u1(n),
 
 
 
(14) 
and 
u2 (n)  x(n)  y(n) e2 (n 1),
z2 (n) Q(u2 (n)),
e2 (n)  z2 (n) u2 (n),
 
 
 
(15) 
 
where Q() denotes two-level quantization. The above two equation systems have the 
following relations between their variables and outputs: 
u2 (n)  2u1(n), e2 (n)  2e1(n), z2 (n)  z1(n). (16) 
Thus, the signal conversions by the two digital SD modulators are equivalent. When two SD 
modulated one-bit streams are applied to the inputs of the digital SD modulators, they 
operate as two-input adders. We will construct a SET circuit described by Eq. (15). Since 
x(n), y(n)  {+1, -1}, the state of the digital modulator and the quantization noise are u2(n)  
{-3, -1, +1, +3} and e2(n)  {-1, +1}. Thus, u2(n) can be represented by the sum of three binary 
signals as 
u2 (n)  u2,i (n)i1
3 , u2,i (n)  1, 1 .   (17) 
The three binary signals u2,i(n), i=1,2,3, are given values as shown in Tab. 2. Then, the output 
can be 
z2 (n) Q(u2 (n))  u2,2 (n). (18) 
Fig. 18 shows an adder built of the SET gates introduced in section 4 (Katao et al., 2008).  
 
 Table 2. Three-bit representation of state u2(n) 
 
 Fig. 18. Block diagram of the adder built of SET devices 
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5.1.2 Multiplier 
Although SD modulation noise does not contain large low frequency components, the direct 
multiplication of the SD modulated signals generates large low frequency noise 
components. Pre-filters are necessary to remove SD modulation noise from a multiplier 
signal and a multiplicand signal. Let a multiplier and a multiplicand be denoted by x(n) and 
y(n) and let their filtered signals be given by 
 
x(n)  1N x(n  i)i0
N1 , y(n)  1N y(n  i)i0N1 .   (19) 
The filtered signals are no more SD modulated single-bit signals and the multiplication 
cannot be performed in SD domain. The product of the filtered signals is expanded as the 
right hand side of the following equation: 
x(n) y(n)  1N 2 x(n  i)y(n  j)j0
N1i0N1 .   (20) 
The expanded product can be computed with exclusive-OR gates and the above-mentioned 
SD domain adders. Then the product is computed in SD domain. Figure 19 shows an 
example of SD domain multipliers. When N=2 in Eq. (20), the multiplier is built of SET gates 
as shown in Fig. 20 (Katao et al., 2008). 
 
 Fig. 19. Structure  of  multipliers for SDSP 
 
 Fig. 20. Block diagram of a multiplier built of SET devices 
 
5.1.3 Circuit Simulation of the Arithmetic Circuits 
The SD modulated sum and product obtained by the SET arithmetic circuits in Figs. 18 and 
20 are shown in the time and frequency domain in Figs. 21 and 22. The results are obtained 
by circuit simulation with SIMON (Wasshuber et al., 1997). Figure 22 validates that the SET 
arithmetic circuits have the function of quantization noise shaping. Figure 21 shows the 
averaged outputs of the SET circuits. As the transient error rate of SET junctions becomes 
 
higher, the circuits increase noise components and decrease signal components in their 
outputs. However, the circuits never go out of control. The signal-to-noise ratio (SNR) 
versus SET junction error rate curves of the adder and the multiplier are shown in Fig. 23. It 
is found from the figure and Eq. (9) in section 3 that the outputs of the arithmetic circuits 
with the SET junction error rate of 10-2 have the same signal quality with that of errorless 
stochastic computing.  
 
 Fig. 21. Averaged inputs and outputs of the arithmetic circuits 
 
 Fig. 22. Frequency spectra of the outputs of the arithmetic circuits 
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 Fig. 23. Fault tolerance characteristics of the arithmetic circuits: Output SNR versus transient 
error rate of SET junctions 
 
5.2 Piecewise Linear Circuits 
In ASP, PWL modules such as limiters and rectifiers are easily build by using diodes and 
frequently used. In SDSP as a successor of ASP, PWL modules are required.  
 
5.2.1 Absolute Circuit 
There are several methods of computing absolute (ABS) values in SDSP. We will show a 
method proposed in (Hayashi et al., 2007). The first-order binary SD modulated signals 
possess the following characteristic:  
[Theorem]  Let a first-order binary SD modulator be described by 
y(n) Q(u(n))  1, 1 ,
e(n)  y(n) u(n),
u(n)  x(n 1) e(n 1), x(n)  1, 1 .
 
 
 
(21) 
The output bit-stream y(n) is a sequence such that 
y(n), y(n 1)  1, 1  if x(n)  0,(1, 1) if x(n)  0.
  
 
(22) 
 [Proof]   Consider the SD modulation in the case that 0  x(n)  1 and -1  u(m)  2, n  m. 
When state u(m)  is in  
0  u(m)  2,  (23) 
the quantization error is 
1 e(m) Q(u(m)) u(m)  1.  (24) 
Then, from the last equation in Eq. (21), we have 
1 u(m 1)  2.   (25) 
When state u(m) is in 
1 u(m)  0, y(m) Q(u(m))  1,   (26) 
the quantization error is 
1 e(m) Q(u(m)) u(m)  0.   (27) 
Then,  
0  u(m 1)  2, y(m 1) Q(u(m 1)) 1.   (28) 
 
From Eqs. (23) to (28), the range of state u(n) is 
1 u(n)  2  for  n  m.  (29) 
From Eqs. (26), (28) and (29), the upper part of the right hand side of Eq. (22) is obtained. 
The lower part is similarly proved. An ABS circuit for SDSP is shown in Fig. 24. When the 
sub-circuit consisting of two AND gates and a unit delay detects (y(n), y(n-1)) = (-1, -1), the 
SR flip flop is cleared and the exclusive-OR gate inverts input x(n). A SET implementation of 
the ABS circuit is built by using LTG-based Boolean logic gates mainly, as shown in Fig. 25. 
 
 Fig. 24. ABS circuit and the state transition of its SR flip-flop 
 
 Fig. 25. Block diagram of the ABS circuit built of SET devices 
 
5.2.2 Min/Max and Other PWL Circuits 
Operation of a Min/Max selector is expressed by ABS operation and addition/subtraction 
(Li et al., 1999) as 
Max(x,y)  c | d |,
Min(x,y)  c | d |,
c  (x  y) /2,
d  (x  y) /2.
 
 
 
(30) 
Since ABS and adder modules for SDSP have been developed, the operations given by Eq. (30) 
can be carried out in SDSP. Figure 26 shows a Min/Max circuit built according to Eq. (30).  
A Limiter, a dead zone circuit, and a negative resistance whose functions are described in 
Fig. 27 are built by using other PWL circuits and adders as shown in Fig. 28. SET circuits for 
these three PWL operations in SDSP can be built by using the adder, ABS, and Min/Max 
modules.  
 
www.intechopen.com
Single-Electron Circuits for Sigma-Delta Domain Signal Processing 363
 
 Fig. 23. Fault tolerance characteristics of the arithmetic circuits: Output SNR versus transient 
error rate of SET junctions 
 
5.2 Piecewise Linear Circuits 
In ASP, PWL modules such as limiters and rectifiers are easily build by using diodes and 
frequently used. In SDSP as a successor of ASP, PWL modules are required.  
 
5.2.1 Absolute Circuit 
There are several methods of computing absolute (ABS) values in SDSP. We will show a 
method proposed in (Hayashi et al., 2007). The first-order binary SD modulated signals 
possess the following characteristic:  
[Theorem]  Let a first-order binary SD modulator be described by 
y(n) Q(u(n))  1, 1 ,
e(n)  y(n) u(n),
u(n)  x(n 1) e(n 1), x(n)  1, 1 .
 
 
 
(21) 
The output bit-stream y(n) is a sequence such that 
y(n), y(n 1)  1, 1  if x(n)  0,(1, 1) if x(n)  0.
  
 
(22) 
 [Proof]   Consider the SD modulation in the case that 0  x(n)  1 and -1  u(m)  2, n  m. 
When state u(m)  is in  
0  u(m)  2,  (23) 
the quantization error is 
1 e(m) Q(u(m)) u(m)  1.  (24) 
Then, from the last equation in Eq. (21), we have 
1 u(m 1)  2.   (25) 
When state u(m) is in 
1 u(m)  0, y(m) Q(u(m))  1,   (26) 
the quantization error is 
1 e(m) Q(u(m)) u(m)  0.   (27) 
Then,  
0  u(m 1)  2, y(m 1) Q(u(m 1)) 1.   (28) 
 
From Eqs. (23) to (28), the range of state u(n) is 
1 u(n)  2  for  n  m.  (29) 
From Eqs. (26), (28) and (29), the upper part of the right hand side of Eq. (22) is obtained. 
The lower part is similarly proved. An ABS circuit for SDSP is shown in Fig. 24. When the 
sub-circuit consisting of two AND gates and a unit delay detects (y(n), y(n-1)) = (-1, -1), the 
SR flip flop is cleared and the exclusive-OR gate inverts input x(n). A SET implementation of 
the ABS circuit is built by using LTG-based Boolean logic gates mainly, as shown in Fig. 25. 
 
 Fig. 24. ABS circuit and the state transition of its SR flip-flop 
 
 Fig. 25. Block diagram of the ABS circuit built of SET devices 
 
5.2.2 Min/Max and Other PWL Circuits 
Operation of a Min/Max selector is expressed by ABS operation and addition/subtraction 
(Li et al., 1999) as 
Max(x,y)  c | d |,
Min(x,y)  c | d |,
c  (x  y) /2,
d  (x  y) /2.
 
 
 
(30) 
Since ABS and adder modules for SDSP have been developed, the operations given by Eq. (30) 
can be carried out in SDSP. Figure 26 shows a Min/Max circuit built according to Eq. (30).  
A Limiter, a dead zone circuit, and a negative resistance whose functions are described in 
Fig. 27 are built by using other PWL circuits and adders as shown in Fig. 28. SET circuits for 
these three PWL operations in SDSP can be built by using the adder, ABS, and Min/Max 
modules.  
 
www.intechopen.com
Cutting Edge Nanotechnology364
 
 Fig. 26. Block diagram of the Min/Max circuit 
 Fig. 27. PWL functions                Fig. 28. Block diagrams of the PWL circuits   
 
 Fig. 29. Averaged inputs and outputs of the PWL circuits; (a) inputs to the ABS and 
Min/Max circuits, (b) output of the ABS circuit, (c, d) the Min and Max outputs, (e) input to 
the limiter, dead zone circuit, and negative resistance, (f) output of the limiter, (g) output of 
the dead zone circuit, (h) output of the negative resistance 
 
5.2.3 Circuit Simulation of the PWL Circuits 
Results of simulating the ABS, Min/Max, limiter, dead-zone circuit, and negative resistance 
are shown in Fig. 29.  
 
6. Applications 
Filters have been the most important circuits in both analog and digital signal processing, 
and they will be in SDSP too. In this section, using the SET modules presented in the 
previous section, we will construct linear and nonlinear filters. 
 
6.1 Linear Filter 
To integrate signals in SD domain is not simple because of the bit-stream signal form. Linear 
filters for SDSP should be constructed not based on lumped analog filters with integrators 
but based on analog distributed-parameter filters (ADPF) (Mattaei, et al., 1980). ADPFs are 
built of transmission lines connected directly, or coupled capacitively and/or inductively, as 
shown in Fig. 30. In some kinds of ADPF, waves propagating on their transmission lines 
reflect at the junctions between the transmission lines with different characteristic 
impedances. Interference between incidental and reflected waves effects filtering. In other 
kind of ADPF, standing waves are generated on the transmission lines. The resonance 
causes bandpass or bandstop effect.  
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 Fig. 30. Analog distributed parameter filters 
 
Digital wave filters based on ADPFs have been proposed in (Suzuki et al., 2007a & 2007b). 
Wave propagation on lossless transmission lines are described by 
 2w(x,t)
t2  c
2  2w(x,t)
x2 , 
 
(31) 
where c denotes propagation speed. By the spatial and temporal discretization x = ix, t = 
nt with x/2t = c and the binary quantization of variable w, Eq. (31) is transformed to the 
following equations. 
w(i,n)  wL (i,n) wR (i,n),
wL (i,n 1)  wL (i 1,n 1), n : even,
wR (i,n 1)  wR (i1,n 1), n : odd,
wL (i,n), wR (i,n)  1, 1 .
 
 
 
 
(32) 
The equations mean that the discrete wave w is the sum of binary-quantized waves wL and 
wR traveling left and rightwards. Thus, as shown in Fig. 31, a transmission line is 
represented by a pair of left and right shift integer delays in digital wave filters. The 
arithmetic modules presented in section 5 are placed between integer delays to cause wave 
phenomena corresponding to wave penetration and reflection at a junction of transmission 
lines and to coupling between transmission lines of ADPFs. 
Consider a bandpass digital wave filter corresponding to the ADPF shown in Fig. 30(b). 
Building blocks for the ADPF are coupled parallel transmission line pairs with open ends.  
Let the lines of a pair be referred as line 1 and 2.  
 
 Fig. 31. Analog transmission line and its binary-quantized discrete model 
 
Waves traveling left and rightward on lines 1 and 2 are denoted by w1,L, w1,R, w2,L, and w2,R. 
Even and odd mode waves propagating left and rightward on the line pair are defined by 
we,L  (w1,L w2,L) / 2,
wo,L  (w1,L w2,L) / 2,
we,R  (w1,R w2,R ) / 2,
wo,R  (w1,R w2,R ) / 2.
 
 
 
 
(33) 
Because the even and odd mode waves are different in propagation speed, the line pair has 
two resonance frequencies. The center frequency and the bandwidth of a bandpass ADPF 
consisting of the coupled line pairs are determined by the resonance frequencies. A digital 
model of the coupled line pair is shown in Fig. 32(a). Integer delays IDe/o,L/R representing 
transmission lines are built as mentioned in section 4. Type-1 adders are the same circuits as 
the one presented in Fig. 18. Type-2 adders are different from type-1 adders in that the 
variable u2,2 is not fedback. Both types of adders are used to make the coupling phenomena 
between the lines in the following way: The type-1 adders synthesize even and odd mode 
waves we,L/R and wo,L/R. The integer delay pairs propagate the two modes of waves. The 
length of the integer delays in a pair are set differently instead of setting the propagation 
speed of the even and odd mode waves differently. The type-2 adders reconstruct waves 
w1,L/R, and w2,L/R. Reflection at the open ends of the lines of the pair is represented by 
inputting waves outputted from the type-2 adders to the type-1 adders. A bandpass digital 
wave filter is constructed by connecting the building blocks like the ADPF, as shown in Fig. 
32(b).  
Figure 33 shows the frequency response of the bandpass filter with 4 blocks. In each block, 
the integer delays IDo,L/R on which odd mode waves propagate are three times as long as 
the integer delays IDe,L/R on which even mode waves propagate. One building block with 
IDe,L/R of length 0.5lID and IDo,L/R of length 1.5lID, lID = 64, is simulated with SIMON. 
Simulation results are shown in Fig. 34. In the figure, f0 =1/4lID = 1/256. Inputs are passed 
and attenuated in the passband and the stopband as theoretically estimated. Figure 35 
shows the signal-to-noise ratio (SNR) versus SET junction error rate curves. In the figure, 
OSR = fSD/2f0 = 2lID. The figure shows that the signal quality does not affected by low rate 
junction error.  
 
6.2 Nonlinear Filter 
Nonlinear digital filters are categorized into two main classes,  filters and order statistic 
filters (Pitas & Venetsanopoulos, 1990). Order statistic filters permute input series sampled 
in a time window in ascending or descending order and weight the samples depending on 
the order. Median filters, mid-range filters, -trimmed mean filters belong to the class of 
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order statistic filters. They can remove wide band noise contained in wide band signals 
without changing the waveform of the signals. For example, median filters effectively 
remove pulse-shaped noise.  
 
 Fig. 32. Digital bandpass filter 
 
 Fig. 33. Theoretical frequency response of the bandpass filter 
 
 Fig. 34. Examples of simulation results of the bandpass filter block with SIMON 
 
 
 Fig. 35. Fault tolerance characteristic of the bandpass filter: Output SNR drop versus 
transient error rate of SET junctions 
 
Figure 36(a) shows the schematic diagram of order statistic filters. They consist of front 
delay elements, a sorting network permuting input samples, and a weighted sum 
computation block. In Nyquist rate operation, the delay time of the front delay elements is 
D=1. Several kind of efficient sorting networks have been proposed. A sorter shown in Fig. 
36(b) is what is called an odd-even transposition sorter. A median filter, a mid-range filters, 
and an -trimmed mean filter have weight sets (w3 = 1, w1 = w2 = w4 = w5 = 0), (w1 = w5 = 
1/2, w2 = w3 = w4 = 0), and (w2 = w3 = w4 = 1/3, w1 = w5 = 0) respectively.  
 
 Fig. 36. Order statistic filters 
 
A median filter operating on SD modulated signals was first presented in (Fujisaka et al., 
2003). An example of impulse noise suppression by the median filter is shown in Fig. 37. The 
result is obtained by logic level simulation carried out under the following conditions: The 
www.intechopen.com
Single-Electron Circuits for Sigma-Delta Domain Signal Processing 369
 
order statistic filters. They can remove wide band noise contained in wide band signals 
without changing the waveform of the signals. For example, median filters effectively 
remove pulse-shaped noise.  
 
 Fig. 32. Digital bandpass filter 
 
 Fig. 33. Theoretical frequency response of the bandpass filter 
 
 Fig. 34. Examples of simulation results of the bandpass filter block with SIMON 
 
 
 Fig. 35. Fault tolerance characteristic of the bandpass filter: Output SNR drop versus 
transient error rate of SET junctions 
 
Figure 36(a) shows the schematic diagram of order statistic filters. They consist of front 
delay elements, a sorting network permuting input samples, and a weighted sum 
computation block. In Nyquist rate operation, the delay time of the front delay elements is 
D=1. Several kind of efficient sorting networks have been proposed. A sorter shown in Fig. 
36(b) is what is called an odd-even transposition sorter. A median filter, a mid-range filters, 
and an -trimmed mean filter have weight sets (w3 = 1, w1 = w2 = w4 = w5 = 0), (w1 = w5 = 
1/2, w2 = w3 = w4 = 0), and (w2 = w3 = w4 = 1/3, w1 = w5 = 0) respectively.  
 
 Fig. 36. Order statistic filters 
 
A median filter operating on SD modulated signals was first presented in (Fujisaka et al., 
2003). An example of impulse noise suppression by the median filter is shown in Fig. 37. The 
result is obtained by logic level simulation carried out under the following conditions: The 
www.intechopen.com
Cutting Edge Nanotechnology370
 
delay time of the front delay elements is D = 20. The signal component is a sinusoidal wave 
with amplitude 0.5 and period 104. The positive impulse noise is 20D in interval, 0.2D in 
width and +0.4 in height. The negative impulse noise is 35D in interval, 0.9D in width and -
0.5 in height. The SET circuit of the median filter can be constructed by employing integer 
delays presented in section 4 as the front delay elements and Min/Max selectors shown in 
section 5 in the odd-even transposition sorter.  
 
 Fig. 37 Average input and output of the median filter 
 
7. Conclusions 
This chapter has presented single-electron pulsed signal processing circuits. The pulsed 
signal processing scheme is like analog signal processing which is considered to decay in the 
near-future nanoelectronics age. The pulsed signal processing employs high quality and 
fault-tolerant sigma-delta modulated signal form, which derived the name of signal 
processing, sigma-delta domain signal processing (SDSP).  
The research on nanoelectronic SDSP has just begun. It contains a lot of works to be 
challenged. First, circuit architecture of local connection style needs to be developed since 
parasitic capacitors, inductors, and resistors of the wires between nano-electronic devices 
cause errors in the device operation. The filters presented in section 6 partly take the style. 
 
Secondly, the circuits operating on high-order SD modulated signals need to be developed 
since high-order SD modulated signal form is useful for high quality and low clock-rate 
signal processing. Thirdly, massively parallel computing for high performance processing 
and spatially redundant computing for defect and fault tolerance (Shukla & Bahar, 2004) 
will be challenged by taking advantage of the small size of SDSP modules. Lastly, new 
functions and new applications of SDSP will be explored since SDSP systems which are 
essentially digital systems can be functionally higher than ASP circuits.  
 
8. Acknowledgment 
The author appreciates the help and the advice to this research from the staff members, Dr. 
Takeshi Kamio, Dr. Chang-Jun Ahn, Prof. Kazuhisa Haeiwa, Dr. Masahiro Sakamoto, and 
the graduate students, Daisuke Hamano, Yuji Hidaka, Tsubasa Katao, Keita Hayashi, 
Yoshinao Suzuki, Takasi Yasuno who are(were) associated with the Communication and 
Signal Processing Laboratory at the  Faculty of Information Sciences, Hiroshima City 
University. 
 
 
9. References 
Asai, N.; Akazawa, M. & Amemiya, Y. (1997). Single-Electron Logic Device Based on the     
Binary Decision Diagram, IEEE Transactions on Electron Devices, Vol. 44, No. 7, pp. 
1109-1116, ISSN 0018-9383. 
Chibashi, M.; Eguchi, K. & Waho, T. (2004). A Novel Delta-Sigma Modulator Using 
Resonant-Tunneling Quantizers, Proceedings of IEEE International Symposium on 
Circuits and Systems, pp. I-533-I-536, ISBN 0-7803-8252-8, Vancouver, May, 2004, 
IEEE.  
Candy, J. C. & Temes, G. C. (1992). Oversampling Methods for A/D and D/A Conversion, 
In: Oversampling Delta-Sigma Data Converters, Candy, J. C. & Temes, G. C. (Ed.), pp. 
1-29, IEEE Press, ISBN 978-0-87942-285-1, New York. 
Fujisaka, H.; Kurata, R.; Sakamoto, M. & Morisue, M. (2002). Bit-Stream Signal Processing 
and its Application to Communication Systems,  IEE Proceedings on Circuits, Devices 
and Systems, Vol. 149, No. 3, pp. 159-166, ISSN 1350-2409. 
Fujisaka, H.; Hidaka, Y.; Kajita, S. & Morisue, M. (2003). Piecewise Linear Operators on 
Sigma-Delta Modulated Signals and their Application, IEICE Transactions on 
Fundamentals, Vol. E86-A, No. 5, pp. 1249-1255, ISSN 0916-8505. 
Gaines, B. R. (1969). Stochasitic Computing Systems, In: Advances in Information Systems 
Sciences, Tou, J. F. (Ed.), Vol. 2, pp. 37-172, Plenum Press, ISBN 978-0306416446,  
New York. 
Grabert, H. & Devoret, M. H. (Ed.) (1992). Single Charge Tunneling - Coulomb Blockade 
Phenomena in Nanostructures, Plenum Press, ISBN 0-306-44229-9, New York. 
Graham, P. & Gokhale, M. (2004). Nanocomputing in the Presence of Defects and Faults: A 
Survey, In: Nano, Quantum and Molecular Computing, Shukla, S. K. & Bahar, R. I. 
(Ed.), pp. 39-72, Kluwer Academic Publishers, ISBN 1-4020-8067-0, Dordrecht. 
Hayashi, K.; Katao, T.; Fujisaka, H.; Kamio, T. & Haeiwa, K. (2007). Piecewise Linear Circuits 
Operating on First-order Multi-level and Second-order Binary Sigma-Delta 
Modulated Signals, Proceedings of European Conference on Circuit Theory and Design, 
pp. 683-686, ISBN 1-4244-1342-7, Seville, August, 2007, IEEE. 
Hori, M.; Ueda, M. & Iwata, A. (2006). Stochastic Computing Chip for Measurement of 
Manhattan Distance, Journal of Applied Physics, Vol. 45, No. 4B, pp. 3301-3306, ISSN 
0021-8979. 
Katao, T.; Hayashi, K.; Fujisaka, H.; Kamio, T. & Haeiwa, K. (2007). Sorter-based Sigma-
Delta Domain Arithmetic Circuits, Proceedings of European Conference on Circuit 
Theory and Design, pp. 679-682, ISBN 1-4244-1342-7, Seville, August, 2007, IEEE. 
Katao, T.; Suzuki, Y.; Fujisaka, H.; Kamio, T.; Ahn, C. & Haeiwa, K. (2008). Single-Electron 
Arithmetic Circuits for Sigma-Delta Domain Signal Processing, Proceedings of  IEEE 
International Conference on Nanotechnology, pp.729-732, ISBN 1-4244-2104-6, Texas, 
August, 2008, IEEE. 
Keller, M. W.; Martinis, J. M.; Zimmerman, N. M. & Steinbach, A.H. (1996). Accuracy of 
Electron Counting Using a 7-junction Electron Pump, Applied Physics Letters, Vol. 
69, pp. 1804-1806, ISSN 0003-6951. 
Lageweg, C.; Cotofana, S. & Vassiliadis, S. (2001). A Linear Threshold Gate Implementation 
in Single-Electron Technology, Proceedings of IEEE Computer Society VLSI Workshop, 
pp. 93-98, ISBN 978-0769510569, Florida, May, 2001, IEEE.  
www.intechopen.com
Single-Electron Circuits for Sigma-Delta Domain Signal Processing 371
 
delay time of the front delay elements is D = 20. The signal component is a sinusoidal wave 
with amplitude 0.5 and period 104. The positive impulse noise is 20D in interval, 0.2D in 
width and +0.4 in height. The negative impulse noise is 35D in interval, 0.9D in width and -
0.5 in height. The SET circuit of the median filter can be constructed by employing integer 
delays presented in section 4 as the front delay elements and Min/Max selectors shown in 
section 5 in the odd-even transposition sorter.  
 
 Fig. 37 Average input and output of the median filter 
 
7. Conclusions 
This chapter has presented single-electron pulsed signal processing circuits. The pulsed 
signal processing scheme is like analog signal processing which is considered to decay in the 
near-future nanoelectronics age. The pulsed signal processing employs high quality and 
fault-tolerant sigma-delta modulated signal form, which derived the name of signal 
processing, sigma-delta domain signal processing (SDSP).  
The research on nanoelectronic SDSP has just begun. It contains a lot of works to be 
challenged. First, circuit architecture of local connection style needs to be developed since 
parasitic capacitors, inductors, and resistors of the wires between nano-electronic devices 
cause errors in the device operation. The filters presented in section 6 partly take the style. 
 
Secondly, the circuits operating on high-order SD modulated signals need to be developed 
since high-order SD modulated signal form is useful for high quality and low clock-rate 
signal processing. Thirdly, massively parallel computing for high performance processing 
and spatially redundant computing for defect and fault tolerance (Shukla & Bahar, 2004) 
will be challenged by taking advantage of the small size of SDSP modules. Lastly, new 
functions and new applications of SDSP will be explored since SDSP systems which are 
essentially digital systems can be functionally higher than ASP circuits.  
 
8. Acknowledgment 
The author appreciates the help and the advice to this research from the staff members, Dr. 
Takeshi Kamio, Dr. Chang-Jun Ahn, Prof. Kazuhisa Haeiwa, Dr. Masahiro Sakamoto, and 
the graduate students, Daisuke Hamano, Yuji Hidaka, Tsubasa Katao, Keita Hayashi, 
Yoshinao Suzuki, Takasi Yasuno who are(were) associated with the Communication and 
Signal Processing Laboratory at the  Faculty of Information Sciences, Hiroshima City 
University. 
 
 
9. References 
Asai, N.; Akazawa, M. & Amemiya, Y. (1997). Single-Electron Logic Device Based on the     
Binary Decision Diagram, IEEE Transactions on Electron Devices, Vol. 44, No. 7, pp. 
1109-1116, ISSN 0018-9383. 
Chibashi, M.; Eguchi, K. & Waho, T. (2004). A Novel Delta-Sigma Modulator Using 
Resonant-Tunneling Quantizers, Proceedings of IEEE International Symposium on 
Circuits and Systems, pp. I-533-I-536, ISBN 0-7803-8252-8, Vancouver, May, 2004, 
IEEE.  
Candy, J. C. & Temes, G. C. (1992). Oversampling Methods for A/D and D/A Conversion, 
In: Oversampling Delta-Sigma Data Converters, Candy, J. C. & Temes, G. C. (Ed.), pp. 
1-29, IEEE Press, ISBN 978-0-87942-285-1, New York. 
Fujisaka, H.; Kurata, R.; Sakamoto, M. & Morisue, M. (2002). Bit-Stream Signal Processing 
and its Application to Communication Systems,  IEE Proceedings on Circuits, Devices 
and Systems, Vol. 149, No. 3, pp. 159-166, ISSN 1350-2409. 
Fujisaka, H.; Hidaka, Y.; Kajita, S. & Morisue, M. (2003). Piecewise Linear Operators on 
Sigma-Delta Modulated Signals and their Application, IEICE Transactions on 
Fundamentals, Vol. E86-A, No. 5, pp. 1249-1255, ISSN 0916-8505. 
Gaines, B. R. (1969). Stochasitic Computing Systems, In: Advances in Information Systems 
Sciences, Tou, J. F. (Ed.), Vol. 2, pp. 37-172, Plenum Press, ISBN 978-0306416446,  
New York. 
Grabert, H. & Devoret, M. H. (Ed.) (1992). Single Charge Tunneling - Coulomb Blockade 
Phenomena in Nanostructures, Plenum Press, ISBN 0-306-44229-9, New York. 
Graham, P. & Gokhale, M. (2004). Nanocomputing in the Presence of Defects and Faults: A 
Survey, In: Nano, Quantum and Molecular Computing, Shukla, S. K. & Bahar, R. I. 
(Ed.), pp. 39-72, Kluwer Academic Publishers, ISBN 1-4020-8067-0, Dordrecht. 
Hayashi, K.; Katao, T.; Fujisaka, H.; Kamio, T. & Haeiwa, K. (2007). Piecewise Linear Circuits 
Operating on First-order Multi-level and Second-order Binary Sigma-Delta 
Modulated Signals, Proceedings of European Conference on Circuit Theory and Design, 
pp. 683-686, ISBN 1-4244-1342-7, Seville, August, 2007, IEEE. 
Hori, M.; Ueda, M. & Iwata, A. (2006). Stochastic Computing Chip for Measurement of 
Manhattan Distance, Journal of Applied Physics, Vol. 45, No. 4B, pp. 3301-3306, ISSN 
0021-8979. 
Katao, T.; Hayashi, K.; Fujisaka, H.; Kamio, T. & Haeiwa, K. (2007). Sorter-based Sigma-
Delta Domain Arithmetic Circuits, Proceedings of European Conference on Circuit 
Theory and Design, pp. 679-682, ISBN 1-4244-1342-7, Seville, August, 2007, IEEE. 
Katao, T.; Suzuki, Y.; Fujisaka, H.; Kamio, T.; Ahn, C. & Haeiwa, K. (2008). Single-Electron 
Arithmetic Circuits for Sigma-Delta Domain Signal Processing, Proceedings of  IEEE 
International Conference on Nanotechnology, pp.729-732, ISBN 1-4244-2104-6, Texas, 
August, 2008, IEEE. 
Keller, M. W.; Martinis, J. M.; Zimmerman, N. M. & Steinbach, A.H. (1996). Accuracy of 
Electron Counting Using a 7-junction Electron Pump, Applied Physics Letters, Vol. 
69, pp. 1804-1806, ISSN 0003-6951. 
Lageweg, C.; Cotofana, S. & Vassiliadis, S. (2001). A Linear Threshold Gate Implementation 
in Single-Electron Technology, Proceedings of IEEE Computer Society VLSI Workshop, 
pp. 93-98, ISBN 978-0769510569, Florida, May, 2001, IEEE.  
www.intechopen.com
Cutting Edge Nanotechnology372
 
Lewis, P. M. & Coates, C. L. (1967). Threshold Logic, John Wiley and Sons, ISBN 978-
0471532507, New York. 
Li, W.; Lin, J. & Unbehauen, R. (1999). Unification of Order-Statistics Based Filters to 
Piecewise-Linear Filters, IEEE Transactions on Circuits and Systems II: Analog and 
Digital Signal Processing, Vol. 46, No. 11, pp. 1397-1403, ISSN 1057-7130. 
Maezawa, K.; Akeyoshi, T. & Mizutani, T. (1994). Functions and Applications of 
Monostable-Bistable Transition Logic Elements (MOBILE's) Having Multiple-input 
Terminals, IEEE Transactions on Electron Devices, Vol. 41, No. 2, pp. 148-154, ISSN 
0018-9383. 
Mattaei, G.; Young, L.; & Jones, E.M.T. (1980). Microwave Filters, Impedance Matching 
Networks, and Coupling Structures, Artech House, ISBN 978-0890060995, Norwood, 
MA. 
Miller, D. M.; Shmerko, V. P.; Stankovic, R. S. & Yanushkevich, S. N. (2006). Decision Diagram 
Techniques for Micro- and Nanoelectronic Design, CRC Press, ISBN 0-8493-3424-1, 
North Wales. 
Pitas, I. & Venetsanopoulos, A. N. (1990). Nonlinear Digital Filters - Principles and Applications, 
Kluwer Academic Publishers, ISBN 0-7923-9049-0, Massachusetts. 
Pothier, H.; Lafarge, P.; Urbina, C.; Esteve, D. & Devoret, M. H. (1992). Single-Electron 
Pump Based on Charging Effects, Europhysics Letters, Vol. 17, pp. 249-254, ISSN 
0295-5075. 
Sols, F.; Macucci, M.; Ravaioli, U. & Hess, K. (1989). On the Possibility of Transistor Action 
Based on Quantum Interference Phenomena, Applied Physics Letters, Vol. 54, pp. 
350-352, ISSN 0003-6951. 
Suzuki, Y.; Fujisaka, H.; Kamio, T. & Haeiwa, K. (2007a). Sorter-based Digital Wave Filters: 
An Approach to Nanoelectronic Signal processing, Proceedings of IEEE International 
Workshop on Nonlinear Dynamics of Electronic Systems, pp. 18-21, Tokushima, July, 
2007. 
Suzuki, Y.; Fujisaka, H.; Kamio, T. & Haeiwa, K. (2007b). Digital Filters Built of Locally 
Connected Nanoelectronic Devices, Proceedings of IEEE International Conference on 
Nanotechnology, pp. 873-878, ISBN 1-4244-0608-0, Hong Kong, August, 2007, IEEE. 
Tinkham, M. (1975). Introduction to Superconductivity, McGraw-Hill, ISBN 978-0070648777, 
New York. 
Tucker, J. R. (1992). Complementary Digital Logic Based on the Coulomb Blockade, Journal 
of Applied Physics, Vol. 72, No. 9, pp. 4399-4413, ISSN 0021-8979. 
Wasshuber, C.; Kosina, H. & Selberherr, S. (1997). A Simulator for Single-Electron Tunnel 
Devices and Circuits, IEEE Transactions on Computer-Aided Design of Integrated 
Circuits and Systems, Vol. 6, Issue 9, pp. 937-944, ISSN 0278-0070. 
van Wees, B. J.; van Houten, H.; Beenakker, C. W.; Williamson, J. G.; Kouwenhoven, L. P.; 
van der Marel, D. & Foxon, C. T. (1988). Quantized Conductance of Point Contacts 
in a Two-Dimensional Electron Gas, Physical Review Letters, Vol. 60, Issue 9, pp.848–
850, ISSN 0031-9007. 
Yokoyama, Y.; Ohno, Y.; Kishimoto, S.; Maezawa, K. & Mizutani, T. (2001). A Delta-Sigma 
Analog-to-Digital Converter Using Resonant Tunneling Diodes, Japanese Journal of 
Applied Physics, Vol. 40, pp. L1005-L1007, ISSN 0021-4922. 
 
www.intechopen.com
Cutting Edge Nanotechnology
Edited by Dragica Vasileska
ISBN 978-953-7619-93-0
Hard cover, 444 pages
Publisher InTech
Published online 01, March, 2010
Published in print edition March, 2010
InTech Europe
University Campus STeP Ri 
Slavka Krautzeka 83/A 
51000 Rijeka, Croatia 
Phone: +385 (51) 770 447 
Fax: +385 (51) 686 166
www.intechopen.com
InTech China
Unit 405, Office Block, Hotel Equatorial Shanghai 
No.65, Yan An Road (West), Shanghai, 200040, China 
Phone: +86-21-62489820 
Fax: +86-21-62489821
The main purpose of this book is to describe important issues in various types of devices ranging from
conventional transistors (opening chapters of the book) to molecular electronic devices whose fabrication and
operation is discussed in the last few chapters of the book. As such, this book can serve as a guide for
identifications of important areas of research in micro, nano and molecular electronics. We deeply
acknowledge valuable contributions that each of the authors made in writing these excellent chapters.
How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following:
Hisato Fujisaka (2010). Single-Electron Circuits for Sigma-Delta Domain Signal Processing, Cutting Edge
Nanotechnology, Dragica Vasileska (Ed.), ISBN: 978-953-7619-93-0, InTech, Available from:
http://www.intechopen.com/books/cutting-edge-nanotechnology/single-electron-circuits-for-sigma-delta-
domain-signal-processing
© 2010 The Author(s). Licensee IntechOpen. This chapter is distributed
under the terms of the Creative Commons Attribution-NonCommercial-
ShareAlike-3.0 License, which permits use, distribution and reproduction for
non-commercial purposes, provided the original is properly cited and
derivative works building on this content are distributed under the same
license.
